

FTD-ID(RS)T-0185-82

## FOREIGN TECHNOLOGY DIVISION

9

374

AD



PHASE-PULSE MULTISTABLE COUNTING CIRCUIT

bу

L.A. Dubitskiy



Approved for public release; distribution unlimited.

22 01 00

## EDITED TRANSLATION

FTD-ID(RS)T-0185-82

10 March 1982

MICROFICHE NR:

FTD-82-C-000294

PHASE-PULSE MULTISTABLE COUNTING CIRCUIT

By: L.A. Dubitskiy

English pages: 5

Source: USSR Patent Nr. 314312, 7 September 1971, pp. 1-2

Country of origin: USSR

Translated by: Gale M. Weisenbarger

Requester: USAMICOM

Approved for public release; distribution unlimited.

Accession For NTIS GRA&I DTIC TAB Unannounced Justification



Distribution/
Availability Codes
Avail anc/or
Dist Epicial

THIS TRANSLATION IS A RENDITION OF THE ORIGINAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT, STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DIVISION.

PREPARED BY:

TRANSLATION DIVISION FOREIGN TECHNOLOGY DIVISION WP-AFB, OHIO.

FTD-ID(RS)T-0185-82

Date 10 Mar 19 82

U. S. BOARD ON GEOGRAPHIC NAMES TRANSLITERATION SYSTEM

Block	Italic	Transliteration	Block	Italic	Transliteratio:.
A a	A a	А, а	Рρ	Pp	R, r
Ďδ	Б б	B, b	Сс	C c	S, s
а в	В •	V, v	Ττ	T m	T, t
[ ر	Γ :	G, g	Уу	<i>у</i> у	U, u
да	Д д	D, d	Фф	Φ φ	F, f
E e	E .	Ye, ye; E, e∗	Х×	X x	Kh, kh
ж ж	ж ж	Zh, zh	Цц	Ц 4 -	Ts, ts
3 з	3 ;	Z, z	Ч ч	4 4	Ch, ch
Ии	н и	I, i	ய ய	Шш	Sh, sh
ЙЙ	A a	Y, y	Щщ	Щщ	Shch, shch
Н н	KK	K, k	ъъ	<b>3</b> •	11
21 A	Л А	L, 1	Я ы	Ыш	Y, y
$\Gamma_1 \to \tau$	Мм	M, m	рь	Ь	1
Нн	H ×	N, n	Ээ	Э ,	E, e
0 c	0 0	0, 0	Юю	Ю ю	Yu, yu
Πп	[7 n	P, p	Яя	Яя	Ya, ya

 $<sup>\</sup>frac{*ye}{}$  initially, after vowels, and after ъ, ь;  $\underline{e}$  elsewhere. When written as  $\ddot{e}$  in Russian, transliterate as  $y\ddot{e}$  or  $\ddot{e}$ .

## RUSSIAN AND ENGLISH TRIGONOMETRIC FUNCTIONS

Russian	English	Russian	English	Russian	English
sin	sin	sh	sinh	arc sh	$sinh_{-1}^{-1}$
cos	cos	ch	cosh	arc ch	cosh_1
tg	tan	th	tanh	arc th	tann
ctg	cot	cth	coth	arc cth	coth 7
sec	sec	sch	sech	arc sch	sech
cosec	csc	csch	csch	arc esch	csch <sup>-1</sup>

Russian	English		
rot	curl		
lg	log		

DOC = 0185

PAGE 1

0185,gw

PHASE-PULSE MULTISTABLE COUNTING CIRCUIT

L. A. Dubitskiy.

The invention relates to the area of computer technology and is intended for counting the number of pulses and the division of the pulse repetition frequency. It may be used in particular in electronic counting frequency meters. Phase-pulsed multistable counting circuits containing a storage capacitor and a self-tuning capacitor have found wide application.

However, such devices are characterized by a small range of permissible changes of the comparison voltage when comparing the voltages on the self-tuning- and storage capacitors which reduces the reliability of the device as a whole. This is connected with the fact that the change in the comparison voltage leads to a change of ampltude of the discharge pulse of the self-tuning capacitor, the amplitude of this pulse is equal to the difference between the amplitude of the reset pulses and the comparison voltage.

In known counters the value of the amplitude of the reset pulses and the comparison voltage are close which leads to a strong dependence of the pulse amplitude of the discharge of the self-tuning capacitor on the comparison voltage.

The described device makes it possible to expand the range of measurements of the comparison voltage, and to raise the operational reliability of the device.

This is achieved due to the use, for discharge of the self-tuning capacitor, of pulses the amplitude of which significantly exceeds the comparison voltage.

The drawing shows a schematic of the device.

It consists of an input amplifier-limiter 1; a linearizing cascade with a storage cell 2; a gate 3; a comparator 4; a self-tuning capacitor 5; a reset circuit 6; a voltage amplifier 7; a discharge circuit of the self-tuning capacitor 8, the control input of which is connected to the output of amplifier 7; the potential input - to the supply bus, and the output, to the self-tuning capacitor 5. Capacitor 5 is connected by one plate with the output of

the comparator 4 and by the other with the input of circuit 6, the ouput of which is connected to the input of amplifier 7. The ouput of amplifier 7, through gate 3, is connected to the linearizing cascade with storage cell 2, which is connected by the input with the output of the amplifier-limiter 1.

The operation of the device proceeds in the following manner.

A train of pulses, removed from the amplifier-limiter 1, is stored by the storage cell 2 in the form of an increasing staircase voltage. During comparison, in comparator 4, of this voltage with the voltage recorded earlier on capacitor 5 a reset pulse enters the input of circuit 6. Circuit 6 forms the pulse which is amplified with respect to voltage by amplifier 7 and through gate 3 discharges storage cell 2. Subsequently the cycle is repeated. The pulse present at the output of amplifier 7 is not only a reset pulse and an output pulse but also monitors the discharge of the self-tuning capacitor 5. After each subsequent comparison the excess charge enters capacitor 5. This charge is determined by the ratio of voltages stored in storage cell 2 and capacitor 5. This charge leads to an increase in the voltage on the self-tuning capacitor and the following comparison may bring about changes of the division coefficient of the divider. Therefore, for maintaining the assigned division coefficient the self-tuning capacitor 5 must be discharged after each subsequent

comparison. This is achieved by the action of a reset pulse through the discharge circuit 8 of the self-tuning capacitor. Circuit 8 monitors the quantity of charge drawn off from capacitor 5 as a result of which frequency-independent self-tuning is achieved.

The amplitude of pulses arriving from voltage amplifier 7 to discharge circuit 8 significantly exceeds the voltage stored on self-tuning capacitor 5 (comparison voltage). This means that a change of the comparison voltage has little effect on the amplitude of pulses discharging capacitor 5 and consequently on the position of the level of comparison. Thus, pulses arriving at reset circuit 6 depend little on the comparison voltage.

The range of change of the comparison voltage is expanded, considerably increasing the operational reliability of the device.

Object of Invention.

Phase-pulse multi-stable counting circuit containing an input amplifier-limiter connected to a linearizing cascade with a storage cell, the output of which is connected with a comparator, to the second input of which is connected a self-tuning capacitor, and the output of the comparator is connected with a reset circuit which is connected to the discharge circuit of the self-tuning capacitor and

to the gate connected with the storage cell, is distinguished by the fact that for the purpose of increasing the reliability of counting it contains a voltage amplifier, whereby the input of the amplifier is connected with the output of the reset circuit and the output, with the input of the discharge circuit of the self-tuning capacitor.



